New RISC-V Startup from Intel Architects
A new RISC-V startup, AheadComputing Inc., has been formed by four senior engineers from Intel's Advanced Architecture Development Group (AADG) based in Portland, Oregon.
A new RISC-V startup, AheadComputing Inc., has been formed by four senior engineers from Intel's Advanced Architecture Development Group (AADG) based in Portland, Oregon. eeNews Europe's Peter Clarke reports that the company, founded in July 2024, aims to develop RISC-V core IP, positioning itself as a fresh contender in the competitive semiconductor landscape.
AheadComputing's launch comes shortly before Intel's announcement of a substantial workforce reduction, with plans to lay off approximately 15% of its global employees, totaling around 15,000 positions, Clarke reports.
Currently, AheadComputing is in the early stages of exploring market opportunities, investor relations, and technical feasibility for its offerings. However, the company has not disclosed details about its funding strategy.
Editor's note: Our colleague Peter Clarke first reported this news in EENews Europe, a publication in the Elektor network.
AheadComputing's launch comes shortly before Intel's announcement of a substantial workforce reduction, with plans to lay off approximately 15% of its global employees, totaling around 15,000 positions, Clarke reports.
Leadership Team
The leadership team at AheadComputing boasts a combined 80 years of microprocessor design experience:- Debbie Marr, CEO, formerly an Intel Fellow and chief architect at AADG, brings over 33 years of experience at Intel.
- Jonathan Pearce, a microprocessor architect with a 22-year tenure at Intel, held the role of Principal Engineer and CPU Architect.
- Srikanth Srinivasan, an architect who led both frontend and backend CPU teams at AADG.
- Mark Dechene, another seasoned microprocessor architect, served as a Principal Engineer at Intel, overseeing the memory execution architecture team during his 16 years with the company.
More on RISC-V
Interested in more architecture-related content? Refer to these Elektor resources:- What Is RISC-V?
- RISC-V Assembly Language Programming
- Getting Started with the ESP32-C3 RISC-V MCU
- Build Your Own RISC-V Controller
Editor's note: Our colleague Peter Clarke first reported this news in EENews Europe, a publication in the Elektor network.
Subscribe
Tag alert: Subscribe to the tag RISC-V and you will receive an e-mail as soon as a new item about it is published on our website!