The circuit in the diagram enables a negative voltage to be derived
without the use of integrated circuits. Instead, it uses five n-p-n
transistors that are driven by a 1 kHz (approx) TTL clock.
Downloading of this magazine article is reserved for registered users only.
Discussion (0 comments)