The circuit diagram shows a switched-capacitor voltage inverter with +5-V input and –3-V output, along with a supplementary cascade stage to generate a +17-V auxiliary voltage. The capacitor connected to the CP– and CP+ terminals assists in inverting the input voltage. During the first clock phase it is charged to the input voltage, while during the secondclock phase its positive terminal is connected to ground while its other terminal is connected to the output.
Discussion (0 comments)