Simulation is an important part of programming FPGA applications. If your application involves only a handful of gates, it isn’t especially difficult to come up with a properly working design. However, things are different when you use virtually the entire chip for an application written in a hardware description language (HDL). In that case, examining the circuit inside the chip is difficult at best, so simulation is the only real alternative.