This circuit is designed to be used when an application requires a greater degree of electrostatic discharge (ESD) protection than that provided by an IC on its I/O pins. Although arrays of ESD clamping devices are available, they rarely offer precise limiting of voltage overshoots and undershoots.